Difference between revisions of "TP Efficiency"
Rfarinelli (talk | contribs) (Tag: Visual edit) |
Rfarinelli (talk | contribs) (Tag: Visual edit) |
||
Line 1: | Line 1: | ||
− | The TP efficiency has been measured in trigger-less mode. | + | The TP efficiency has been measured in '''trigger-less''' mode. |
Every chip measure the same number of trigger and it shows an efficiency fo 100% as reported here: | Every chip measure the same number of trigger and it shows an efficiency fo 100% as reported here: | ||
Line 7: | Line 7: | ||
Only two chip have problems: T7 G1 e T6 G8. These two do not see anymore the TP. | Only two chip have problems: T7 G1 e T6 G8. These two do not see anymore the TP. | ||
− | In trigger-match mode the efficiency behavior is different and there are several chip that show up problems: | + | In '''trigger-match''' mode the efficiency behavior is different and there are several chip that show up problems: |
[[RUN 125 TP Efficiency]] | [[RUN 125 TP Efficiency]] |
Latest revision as of 01:38, 26 June 2019
The TP efficiency has been measured in trigger-less mode.
Every chip measure the same number of trigger and it shows an efficiency fo 100% as reported here:
Only two chip have problems: T7 G1 e T6 G8. These two do not see anymore the TP.
In trigger-match mode the efficiency behavior is different and there are several chip that show up problems: